| Age | Commit message (Expand) | Author |
|---|---|---|
| 2017-11-03 | Sygus clean main (#1297) | Andrew Reynolds |
| 2016-10-21 | Move slow regress0 benchmarks to regress1, increment regress1 through regress3. | ajreynol |
 |
index : cvc5.git | |
| CVC4 is an efficient open-source automatic theorem prover for satisfiability modulo theories (SMT) problems. | git repository hosting |
| summaryrefslogtreecommitdiff |
generated by cgit on debian on lair
contact matthew@masot.net with questions or feedback